-
Notifications
You must be signed in to change notification settings - Fork 7
/
Copy pathcompiler_info.ac
439 lines (391 loc) · 13.1 KB
/
compiler_info.ac
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
// ARM C Compiler Backend Information File
// Part of ARM ArchC Model
//====================-- Machine specific rules --============================//
//=====================-- Registers definitions --============================//
define registers GPR:regs as (
r0 r1 r2 r3 r4 r5 r6 r7 r8 r9 r10 r11 r12 r13 r14 r15
);
// Current Program Status Register
define registers CPSR:regs as ( SR ); // Status registers
//===========================-- ABI stuff --==================================//
redefine operand tgtimm size to 8;
define abi as (
define callee save registers as (r4 r5 r6 r7);
define reserved registers as (r9 r10 r13 r14 r15);
define auxiliar registers as (r9 r10);
//define calling convention for int as stack size 4 alignment 4;
define calling convention for int as (r0 r1 r2 r3);
define calling convention for int as stack size 4 alignment 4;
define return convention for int as (r0 r1);
define programcounter register as r15;
define stackpointer register as r13;
define framepointer register as r11;
define return register as r14;
define stack grows down alignment 8;
define pcoffset -8;
);
//==================-- Instruction semantic fragments --======================//
//====-- Adressing mode fragments -====//
// Simple addressing mode frag
define semantic fragment SimpleAddrMode as (
Op5:GPR;
);
// Register shifted by imm
define semantic fragment RegShiftedAddrMode as (
(shl Op5:GPR imm:Op7:tgtimm);
);
// Register right shifted by imm
define semantic fragment RegRightShiftedAddrMode as (
(shr Op5:GPR imm:Op7:tgtimm);
);
// Register arithmetic right shifted by imm
define semantic fragment RegARightShiftedAddrMode as (
(asr Op5:GPR imm:Op7:tgtimm);
);
define semantic fragment RegRotRightAddrMode as (
(ror Op5:GPR imm:Op7:tgtimm);
);
// Register shifted by imm
define semantic fragment RegShiftedAddr2Mode as (
(shl Op5:GPR Op7:GPR);
);
// Register right shifted by imm
define semantic fragment RegRightShiftedAddr2Mode as (
(shr Op5:GPR Op7:GPR);
);
// Register arithmetic right shifted by imm
define semantic fragment RegARightShiftedAddr2Mode as (
(asr Op5:GPR Op7:GPR);
);
define semantic fragment RegRotRightAddr2Mode as (
(ror Op5:GPR Op7:GPR);
);
// Register shifted right by 1
define semantic fragment RegRotAddrMode as (
(shr Op5:GPR const:int:1);
);
// Immediate
define semantic fragment ImmAddrMode as (
imm:Op5:tgtimm;
);
//=======================-- Instructions definitions --=======================//
// Branch instructions
define instruction b semantic as (
let Op1 = "" in
(jump imm:Op2:int);
let Op1 = "lt" in
(cjump const:cond:lt SR:CPSR imm:Op2:int);
let Op1 = "gt" in
(cjump const:cond:gt SR:CPSR imm:Op2:int);
let Op1 = "le" in
(cjump const:cond:le SR:CPSR imm:Op2:int);
let Op1 = "ge" in
(cjump const:cond:ge SR:CPSR imm:Op2:int);
let Op1 = "lo" in
(cjump const:cond:ult SR:CPSR imm:Op2:int);
let Op1 = "hi" in
(cjump const:cond:ugt SR:CPSR imm:Op2:int);
let Op1 = "hs" in
(cjump const:cond:uge SR:CPSR imm:Op2:int);
let Op1 = "ls" in
(cjump const:cond:ule SR:CPSR imm:Op2:int);
let Op1 = "ne" in
(cjump const:cond:ne SR:CPSR imm:Op2:int);
let Op1 = "eq" in
(cjump const:cond:eq SR:CPSR imm:Op2:int);
) cost 1;
define instruction b semantic as (
let Op1 = "" in
(call imm:Op2:int);
) cost 1;
define instruction bx semantic as (
let Op1 = "" in
(jump Op2:GPR);
) cost 1;
define instruction blx2 semantic as (
let Op1 = "" in
(call Op2:GPR);
) cost 1;
// Data processing instructions
//====-- AND --====//
define instruction and1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (and Op4:GPR SimpleAddrMode:fragment));
) cost 1;
define instruction and1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (and Op4:GPR RegShiftedAddrMode:fragment));
) cost 1;
define instruction and1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (and Op4:GPR RegRotAddrMode:fragment));
) cost 1;
define instruction and2 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (and Op4:GPR RegShiftedAddr2Mode:fragment));
) cost 1;
define instruction and3 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (and Op4:GPR ImmAddrMode:fragment));
) cost 1;
//====-- EOR --====//
define instruction eor1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (xor Op4:GPR SimpleAddrMode:fragment));
) cost 1;
define instruction eor1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (xor Op4:GPR RegShiftedAddrMode:fragment));
) cost 1;
define instruction eor1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (xor Op4:GPR RegRotAddrMode:fragment));
) cost 1;
define instruction eor2 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (xor Op4:GPR RegShiftedAddr2Mode:fragment));
) cost 1;
define instruction eor3 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (xor Op4:GPR ImmAddrMode:fragment));
) cost 1;
//====-- SUB --====//
define instruction sub1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (- Op4:GPR SimpleAddrMode:fragment));
) cost 1;
define instruction sub1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (- Op4:GPR RegShiftedAddrMode:fragment));
) cost 1;
define instruction sub1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (- Op4:GPR RegRotAddrMode:fragment));
) cost 1;
define instruction sub2 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (- Op4:GPR RegShiftedAddr2Mode:fragment));
) cost 1;
define instruction sub3 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (- Op4:GPR ImmAddrMode:fragment));
) cost 1;
//====-- ADD --====//
define instruction add1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (+ Op4:GPR SimpleAddrMode:fragment));
) cost 1;
define instruction add1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (+ Op4:GPR RegShiftedAddrMode:fragment));
) cost 1;
define instruction add1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (+ Op4:GPR RegRotAddrMode:fragment));
) cost 1;
define instruction add1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (pcrelative Op4:GPR));
) cost 1;
define instruction add2 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (+ Op4:GPR RegShiftedAddr2Mode:fragment));
) cost 1;
define instruction add3 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (+ Op4:GPR ImmAddrMode:fragment));
) cost 1;
define instruction add3 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (pcrelative imm:Op4:tgtimm));
) cost 1;
//====-- MUL --====//
define instruction mul semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (* Op4:GPR Op5:GPR));
) cost 10;
define instruction smull semantic as (
let Op1 = "", Op2 = "", Op3 = "r9" in
(transfer Op4:GPR (mulhs Op5:GPR Op6:GPR));
) cost 10;
define instruction umull semantic as (
let Op1 = "", Op2 = "", Op3 = "r9" in
(transfer Op4:GPR (mulhu Op5:GPR Op6:GPR));
) cost 10;
//====-- ORR --====//
define instruction orr1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (or Op4:GPR SimpleAddrMode:fragment));
) cost 1;
define instruction orr1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (or Op4:GPR RegShiftedAddrMode:fragment));
) cost 1;
define instruction orr1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (or Op4:GPR RegRotAddrMode:fragment));
) cost 1;
define instruction orr2 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (or Op4:GPR RegShiftedAddr2Mode:fragment));
) cost 1;
define instruction orr3 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR (or Op4:GPR ImmAddrMode:fragment));
) cost 1;
//====-- CMP --====//
define instruction cmp1 semantic as (
let Op1 = "" in
(transfer SR:CPSR (comp Op2:GPR SimpleAddrMode:fragment params (Op3)));
) cost 1;
define instruction cmp1 semantic as (
let Op1 = "" in
(transfer SR:CPSR (comp Op2:GPR RegShiftedAddrMode:fragment params (Op3 Op4)));
) cost 1;
define instruction cmp1 semantic as (
let Op1 = "" in
(transfer SR:CPSR (comp Op2:GPR RegRotAddrMode:fragment params (Op3)));
) cost 1;
define instruction cmp2 semantic as (
let Op1 = "" in
(transfer SR:CPSR (comp Op2:GPR RegShiftedAddr2Mode:fragment params (Op3 Op4)));
) cost 1;
define instruction cmp3 semantic as (
let Op1 = "" in
(transfer SR:CPSR (comp Op2:GPR ImmAddrMode:fragment params (Op3)));
) cost 1;
//====-- MOV --====//
define instruction mov1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR SimpleAddrMode:fragment params (Op4));
) cost 1;
define instruction mov1 semantic as (
(ret);
) cost 1;
define instruction mov1 semantic as (
(nop);
) cost 1;
define instruction mov1 semantic as (
let Op1 = "", Op2 = "", Op5 = "LSL" in
(transfer Op3:GPR RegShiftedAddrMode:fragment params (Op4 Op6));
let Op1 = "", Op2 = "", Op5 = "LSR" in
(transfer Op3:GPR RegRightShiftedAddrMode:fragment params (Op4 Op6));
let Op1 = "", Op2 = "", Op5 = "ASR" in
(transfer Op3:GPR RegARightShiftedAddrMode:fragment params (Op4 Op6));
let Op1 = "", Op2 = "", Op5 = "ROR" in
(transfer Op3:GPR RegRotRightAddrMode:fragment params (Op4 Op6));
) cost 1;
define instruction mov1 semantic as (
let Op1 = "", Op2 = "" in
(transfer Op3:GPR RegRotAddrMode:fragment params (Op4));
) cost 1;
define instruction mov2 semantic as (
let Op1 = "", Op2 = "", Op5 = "LSL" in
(transfer Op3:GPR RegShiftedAddr2Mode:fragment params (Op4 Op6));
let Op1 = "", Op2 = "", Op5 = "LSR" in
(transfer Op3:GPR RegRightShiftedAddr2Mode:fragment params (Op4 Op6));
let Op1 = "", Op2 = "", Op5 = "ASR" in
(transfer Op3:GPR RegARightShiftedAddr2Mode:fragment params (Op4 Op6));
let Op1 = "", Op2 = "", Op5 = "ROR" in
(transfer Op3:GPR RegRotRightAddr2Mode:fragment params (Op4 Op6));
// (transfer Op3:GPR const:int:1);
) cost 1;
define instruction mov3 semantic as (
let Op1 = "", Op2 = "" in
// {SR:CPSR == const:int:1} ->
(transfer Op3:GPR ImmAddrMode:fragment params (Op4));
) cost 1;
//====-- TEQ --====//
//define instruction teq1 semantic as (
//let Op1 = "" in
//{Op2:GPR == Op3:GPR} -> (transfer SR:CPSR const:int:1);
//let Op1 = "" in
// {Op2:GPR < Op3:GPR} -> (transfer SR:CPSR const:int:10);
//) cost 1;
//====-- STR --====//
define instruction str1 semantic as (
let Op1 = "" in
(transfer (memref Op3:GPR) Op2:GPR);
) cost 1;
define instruction str1 semantic as () cost 1;
define instruction str1 semantic as () cost 1;
define instruction str1 semantic as (
let Op1 = "" in
(transfer (memref (add Op3:GPR imm:Op4:tgtimm)) Op2:GPR);
) cost 1;
define instruction str2 semantic as (
let Op1 = "" in
(transfer (memref (add Op3:GPR Op4:GPR)) Op2:GPR);
) cost 1;
define instruction str2 semantic as (
let Op1 = "" in
(transfer (memref (sub Op3:GPR Op4:GPR)) Op2:GPR);
) cost 1;
//STRB
define instruction strb1 semantic as (
let Op1 = "" in
(transfer (memref Op3:GPR) (trunc Op2:GPR const:num:8));
) cost 1;
//STRH
define instruction strh semantic as (
let Op1 = "" in
(transfer (memref Op3:GPR) (trunc Op2:GPR const:num:16));
) cost 1;
//====-- LDR --====//
define instruction ldr1 semantic as (
let Op1 = "" in
(transfer Op2:GPR (memref Op3:GPR));
) cost 1;
define instruction ldr1 semantic as () cost 1;
define instruction ldr1 semantic as () cost 1;
define instruction ldr1 semantic as (
let Op1 = "" in
(transfer Op2:GPR (memref (add Op3:GPR imm:Op4:tgtimm)));
) cost 1;
define instruction ldr2 semantic as (
let Op1 = "" in
(transfer Op2:GPR (memref (add Op3:GPR Op4:GPR)));
) cost 1;
define instruction ldr2 semantic as (
let Op1 = "" in
(transfer Op2:GPR (memref (sub Op3:GPR Op4:GPR)));
) cost 1;
define instruction ldr2 semantic as () cost 1;
define instruction ldr2 semantic as (
let Op1 = "", Op5 = "LSL" in
(transfer Op2:GPR (memref (add Op3:GPR RegShiftedAddrMode:fragment params (Op4 Op6))));
let Op1 = "", Op5 = "LSR" in
(transfer Op2:GPR (memref (add Op3:GPR RegRightShiftedAddrMode:fragment params (Op4 Op6))));
let Op1 = "", Op5 = "ASR" in
(transfer Op2:GPR (memref (add Op3:GPR RegARightShiftedAddrMode:fragment params (Op4 Op6))));
) cost 1;
define instruction ldr2 semantic as (
let Op1 = "", Op5 = "LSL" in
(transfer Op2:GPR (memref (sub Op3:GPR RegShiftedAddrMode:fragment params (Op4 Op6))));
let Op1 = "", Op5 = "LSR" in
(transfer Op2:GPR (memref (sub Op3:GPR RegRightShiftedAddrMode:fragment params (Op4 Op6))));
let Op1 = "", Op5 = "ASR" in
(transfer Op2:GPR (memref (sub Op3:GPR RegARightShiftedAddrMode:fragment params (Op4 Op6))));
) cost 1;
//LDRB
define instruction ldrb1 semantic as (
let Op1 = "" in
(transfer Op2:GPR (zext (memref Op3:GPR) const:num:8));
) cost 1;
//LDRH
define instruction ldrh semantic as (
let Op1 = "" in
(transfer Op2:GPR (zext (memref Op3:GPR) const:num:16));
) cost 1;
//LDRSB
define instruction ldrsb semantic as (
let Op1 = "" in
(transfer Op2:GPR (sext (memref Op3:GPR) const:num:8));
) cost 1;
//LDRSH
define instruction ldrsh semantic as (
let Op1 = "" in
(transfer Op2:GPR (sext (memref Op3:GPR) const:num:16));
) cost 1;
//translate (transfer a3:regs (+ a1:immed a2:immed));
//translate (transfer a3:int (+ a1:int a2:int));