Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 365 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 365 Bytes

My Blue Spec Verilog learning

Hello ! Welcome to my Bluespec SystemVerilog (BSV) learning repository! This project collection documents my journey in understanding and working with Bluespec SystemVerilog. It includes various code samples, experiments, and exercises that I've completed to strengthen my knowledge of BSV and its applications in hardware design.