- remove old notes
- add
Basic Concepts
- add
RISC-V Pipelining
- add
Pipelined execution of instructions
- add
Pipeline Implementation
- add
- add
Problem of Pipeline Hazards
- add
RISC-V Optimized Pipeline
- add
Solutions to RAW Hazards
- add
- add
Performance evaluation
- add
CHANGELOG.md
- add
Basic Concepts
- add
Pipelining
- add
MIPS Architecture
- add
Implementation of MIPS processor - Data Path
- add
MIPS Pipelining
- add
The problem of Pipeline Hazards
- add
The solution of Data Hazards
- add
The solution of Control Hazards
- add
Performance evaluation in pipelining
- add
- add
Cache
- add
Introduction
- add
Cache Hit and Cache Miss
- add
Cache Structure
- add
- add
Exceptions handling
- add
Introduction
- add
Interrupts and Interrupt Handler
- add
Exceptions in the 5-stage pipeline
- add
- add