You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
{{ message }}
This repository has been archived by the owner on Apr 29, 2021. It is now read-only.
For ARM: Low-bits of the target usually 0, force-align by clearing lower 2-bits.
For THUMB: Low bit of the target may/should/must be set, the bit is (or is not) interpreted as thumb-bit
(depending on the opCode), and R15 is then forcibly aligned by clearing the lower bit.
... in short, R15 will always be forcibly aligned, so mis-aligned branches won't have effect on subsequent opcodes that use R15 (or R15+disp) as an operand.
The text was updated successfully, but these errors were encountered:
E.g. BRANCH opCodes, or
MOV/ALU/LDR
withRd=R15
.ARM
: Low-bits of the target usually 0, force-align by clearing lower 2-bits.THUMB
: Low bit of the target may/should/must be set, the bit is (or is not) interpreted as thumb-bit(depending on the opCode), and R15 is then forcibly aligned by clearing the lower bit.
... in short, R15 will always be forcibly aligned, so mis-aligned branches won't have effect on subsequent opcodes that use
R15
(orR15+disp
) as an operand.The text was updated successfully, but these errors were encountered: