Clone this repository or download zip file of this repository and follow instructions for each lab.
In each lab, there are mainly 3 directories:
src: The source directory which contains template of Verilog design of modules.sim: The directory contains Verilog files for simulation.cocotb: The python testbenches and Makefiles.