Skip to content

Pull requests: pitesse/progetto-reti-logiche

New pull request New
Clear current search query, filters, and sorts
0 Open 5 Closed
0 Open 5 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Substituted CLA_12 with CLA_10
#5 by zaniluca was merged May 15, 2024 Loading…
Manual rewrite of carry bits for CLA8
#4 by pitesse was merged May 5, 2024 Loading…
implementazione iniziale NORMALIZER, da fixare comunque
#3 by pitesse was merged Apr 26, 2024 Loading…
Removed Generics since they don't work with timed sim
#2 by pitesse was merged Apr 26, 2024 Loading…
Aggiunte porte generiche AND_N e OR_N
#1 by zaniluca was merged Apr 21, 2024 Loading…
ProTip! no:milestone will show everything without a milestone.