Build add cell

standardsemiconductor · Jun 6, 2024 · 2390861 · 2390861
1 parent 33450d7
commit 2390861
Show file tree

Hide file tree

Showing 3 changed files with 44 additions and 1 deletion.
diff --git a/src/Bayeux/Rtlil.hs b/src/Bayeux/Rtlil.hs
@@ -40,6 +40,7 @@ module Bayeux.Rtlil
   , MemoryOption(..)
   , -- ** Cells
     Cell(..)
+  , add
   , CellStmt(..)
   , CellId(..)
   , CellType(..)
@@ -168,7 +169,7 @@ instance Pretty ModuleBody where
 
 initial
   :: FiniteBits output
-  => Text         -- ^ output identifier
+  => Text -- ^ output identifier
   -> output
   -> [ModuleBody]
 initial outputIdent output =
@@ -301,6 +302,35 @@ instance Pretty Cell where
     , pretty e
     ]
 
+add
+  :: CellId
+  -> Bool    -- ^ \\A_SIGNED
+  -> Integer -- ^ \\A_WIDTH
+  -> Bool    -- ^ \\B_SIGNED
+  -> Integer -- ^ \\B_WIDTH
+  -> Integer -- ^ \\Y_WIDTH
+  -> SigSpec -- ^ A
+  -> SigSpec -- ^ B
+  -> WireId  -- ^ Y
+  -> Cell
+add n aSigned aWidth bSigned bWidth yWidth a b y = Cell
+  []
+  (CellStmt "$add" n)
+  [ CellParameter Nothing "\\A_SIGNED" $ ConstantInteger $ fromBool aSigned
+  , CellParameter Nothing "\\A_WIDTH"  $ ConstantInteger aWidth
+  , CellParameter Nothing "\\B_SIGNED" $ ConstantInteger $ fromBool bSigned
+  , CellParameter Nothing "\\B_WIDTH"  $ ConstantInteger bWidth
+  , CellParameter Nothing "\\Y_WIDTH"  $ ConstantInteger yWidth
+  , CellConnect "\\A" a
+  , CellConnect "\\B" b
+  , CellConnect "\\Y" $ SigSpecWireId y
+  ]
+  CellEndStmt
+  where
+    fromBool :: Bool -> Integer
+    fromBool True  = 1
+    fromBool False = 0
+
 data CellStmt = CellStmt CellType CellId
   deriving (Eq, Read, Show)
 

diff --git a/test/Test/Bayeux/Rtlil.hs b/test/Test/Bayeux/Rtlil.hs
@@ -25,6 +25,7 @@ tests =
       [ prettyTest "led"       rtlilLed
       , prettyTest "sbRgbaDrv" sbRgbaDrv
       , prettyTest "fiatLux"   fiatLux
+      , prettyTest "add"     $ add "\\adder" False 32 False 32 33 (SigSpecWireId "\\a") (SigSpecWireId "\\b") "\\y"
       ]
   , testGroup "synth"
       [ synthTest "led"     rtlilLed

diff --git a/test/Test/Bayeux/Rtlil/pretty-add.golden b/test/Test/Bayeux/Rtlil/pretty-add.golden
@@ -0,0 +1,12 @@
+cell $add \adder
+
+  parameter \A_SIGNED 0
+  parameter \A_WIDTH 32
+  parameter \B_SIGNED 0
+  parameter \B_WIDTH 32
+  parameter \Y_WIDTH 33
+  connect \A \a
+  connect \B \b
+  connect \Y \y
+
+end