vhdl

This is a project that processing ADC signal with VHDL

Signal processing in FPGA

1.Receive digitized samples

2.Calculate and subtract signal offset (so called „Pedestals“)

3.Detect signal pulses in the data

4.Select and output only signal pulses

ADC Project Overview

Concrete Configuration of Signal Detection and Selection

Further code implementation seeing in project_1