-
Updated
Mar 16, 2024 - Verilog
#
dual-issue
Here are 2 public repositories matching this topic...
Superscalar dual-issue RISC-V processor
open-source pipeline core rtl forwarding systemverilog gtkwave testbench superscalar in-order risc-v microarchitecture low-power verilator ahb3-lite instruction-level-parallelism dual-issue riscv-gcc
-
Updated
Jul 31, 2024 - SystemVerilog
Improve this page
Add a description, image, and links to the dual-issue topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the dual-issue topic, visit your repo's landing page and select "manage topics."